Verification in HAL Layout